



VERILOG BASED AMBA AXI PROTO COL

KARANAMJAYASREE1, DR.P.AMMIREDDY2.

1 M.TECH(VLSI &ES)IN VASIREDDY VENKATADRI INSTITUTE OF TECHNOLOGY, VVITCOLLEGERD,NAMBURU, ANDHRA PRADESH 522508. 2PROFESSORINDEPTOFE.C.EINVASIREDDYVENKATADRIINSTITUTEOFTECHNOLOGY,VVITCOLLEGERD, NAMBURU,ANDHRA PRADESH522508.

Abstract-Thispapermainlyfocusesonverifying the of important features advancedextensibleinterface(AXI).Verifyingthememory transactions of AX Т includes theverification of all the five channels write address, write data, write response, read address and readdata. I nthisworkaVerificationIntellectualPropertycores(VIP)based methodology is used to carry out theverification Process. In the VIP design the entire test environment is modeled using system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verilog and the read, write transactions from the same a single system verinddifferentmemory locations has been verified with thequantitativevaluesofBusyCount,ValidCount and Bus Utilization. Verifying theSystem connectivity during write its and readcyclesisalsooneofthefundamentalfeaturesverified in this paper.

KEYWORDS:WRITEANDREADTRANSACTIONS,AXIPROTOCOL,VERIFICATIONIP,BUSUTILIZATION,ANDC OVERAGEMODEANALYSIS.

INTRODUCTION

The rapid growth in CMOS technology andComputer Aided Design leads to usage oflargenumberofIP(IntellectualPropertyCores) inthe complexdigitaldesigns[1].With the help of these IP cores integration,NowadaystheSOC(SystemonChip) designbecomes more popular and intensively usedfor many applications [2]. Also all the SOCdesignusesbusprotocolsformakingthedata communicationandsynchronization[4-

6].Hence the reusability of large number of IPcoresinthecomplexdesignmakesthefunction alverificationprocesssocrucial (i.e.asitinvolves7 0%percentofthetimespanascompared to the 30% of the time span fordesign process). In order to overcome this difficulty and large timespantheverificatione ngineers proposed a methodology forverifying the functionality of the chip using an inbuilt verification environment called

asVerificationIP(VIP)[7-

10]. Normally the bus protocol sused in the moder nSOCs are

APB(AdvancedPeripheralBus),AHB(Advanced performance high Bus) and AXI(AdvancedExtensibleInterface).Oncompari ngthesethreebusprotocols, the AXIbus protocols gives better performance and consumes moderate power. Hence all the SO design involves the С usage of AMBAAXIbusintheinternalarchitecture.Normal ly in the functional verification, thefailure mode analysis and fault robustness isperformedforthedesign.Forovercomingthesl ag in the functional verification process, environment averification based methodologyisproposedusingSystemVerilogin coverage enabled mode. In this verificationmodeenvironment, the two operatio narecarried out as i) Proper test-cases are definedfortheDUV(DeviceunderVerification)&i i)Determinethenumberoftest-casestoanalyze and cover all the functionalities of the design. During the verification process, the coverage enabled mode easily identifiesthebugsinthedesignbyidentifyingthec overageofthecodeandvalidatingthefunctional behavior of the design for all testscenarios. EXISTINGMETHOD

AMBA-AXIBUSARCHITECTURE AMBA(AdvancedMicrocontrollerbusarchitectu re)isanonchipbusprotocolfrom

lt tells ARM. about the on chip interconnectspecificationsfortheestablishingt heconnectionbetweentheprocessor, functional blocksandperipherals. The AXI bus protocolarchi tectureisthemostsuitableandusableinmodern SOCs and FPGA. This is due to thecharacteristics of large bandwidth capability, interfacing with complex bridges, larg ememoryaccessandhighbackwardcompatibilit peripherals. Also the y with AXIbus architecture is having separate read andwritedataphaseswithindividualdatachanne ls, unaligned data transactions and burst mode access. This section explains thebusarchitectureofAXIprotocolusedfortheda tacommunicationandsvnchronizationoperatio this bus architecture ns. In the datatransactionsareestablishedintwophasesas transactionispictorially represented in the fig.1.

i)ReadTransactionphaseandii)WriteTransactio nphaseinthebus.Thecorrespondingphasesofop erationareexplainedinthesubsectionswiththe master

-slaveconfigurations.

READTRANSACTIONPHASE

Inthereadtransactionphase, thereadaddress (A R) and read data response (R) signals are involved in the data communication and synch ronization process. In the read transaction the firs tthe valid address (AR) and Read channel access is

communicatedbymastertoinitializethetransact ionsandthentheslaverespondswithasignalARre ady(i.emakingtheaddressreadyforthecommuni cation).Afterthereception of AR ready the master checks theaddress and then receives the RVALID andread channel data signals. Following to thatthemasterestablishesthechannelcommuni cationwithcontrolsignalwithavalidRRreadyand establishesthereadtransactions. The

entirearchitecture/operation of the read



Figure 1: AXI Read Transactions

WriteTransactionPhase

The write transactions are happening in thefollowingthreemodesasi)Writeaddresschannel, ii)Write data channel and iii)Writeresponsechannel.Inthewriteaddresschannelmode,themasterstartsthecommunicationwithth econtrolsignalsAW

VALID and Write channel access/address to he slave (i.e it sends the valid address and channel control and

address).ImmediatelytheslaverespondswithavalidAWready.InthesamemannerduringtheWritedatach annelmode,themasterinitializesthetransactionswithaWVLAIDandWritechanneldata,followingtothatt heslaveacknowledges by a valid WREADY signal.Similar to the data and address mode, theWrite response channel mode involves



thetransactionstartedbymasterwiththecontrolsignalsBVALIDandwriteresponsechannel.Upon receiving the control signal, the slaveestablishesthecommunicationbyavalidBREADY signal. The operation of the writetransactionsareshown inthefig.2.

PROPOSED VERIFICATIONENVIRONMENT

TheverificationenvironmentisstandardmethodofverifyingtheDUVincodecoveragemode.Thefollowingcomponents

а

arepresentintheproposedverificationenvironmenti)Test-

suite, ii) Virtualsequencer, iii) Sequencer, iv) Driver, v) AXI-

Monitor,vi)Protocolchecker,vii)BusMonitor,viii)CoverageCollectorandxi)Scoreboard.



Figure - 3 Verification Environment

Test-Suite: Test-suite consists of all the testcases for checking the specific key featuresoftheDUVandthefunctionalityinaconst rainedrandommode.Thetest-caseisofthe form constrained random mode or directrandomtest-

case. The test is regressively performed on the des

ignandanalyzed. It normally contains set of stimul us for running the design.

Virtual Sequencer: Generallythesequencer generates random sequences forverifying the key properties of the design.Thegeneratedsequenceiscalled astoplevel sequenceandsplittedintocorrespondinglevel thevirtualsequencerverifiesthefunctionalityof each subcomponent by driving/forcing themwiththeset of sequences.

Sequencer:Sequencerisacomponent, which gen eratesset of sequences. The generated

sequences are of two types activeand passive. The active sequence drives the signal whereas the passive does not drive the signal. The sequencer aligns and generates the sequence accordingly to the criteria offunctionalitychecks.

Driver:Driveristhecomponentwhichinterfaces or forces all other components torespond accordingly to the feeded stimulus(i.esimplyitdrivestheinputtothecorres pondingblocks).

Monitor: The monitor watches all the datatransactions of the all the components and reports the result to the coverage collector.

IthasaTLMportforanalysisandvirtualinterface to handle the points of the DUVsignals.

Protocol checker: In this module, the DUVfunctionalityisverified,theinterfacecompli anceisalsocheckedwiththetemporalbehaviorof theinputs.Alsotheresponsesaremonitoredforal lthecombinationsoftheinputsequences.

Busmonitor:Busmonitorscreensthefunctionalo perationofindividualcomponentsand connectsthe

master/slavemonitor.Finallythetransactionsar ecollectedinthecoveragecollectorasdatabase. CoverageCollector:Coveragecollectorcollectsal lthecodecoverageinformationlike branch, statement and FSM in the DUVis covered by the specified test-case or not.Normally the verification engineers aim for100%ofcoverageduringthefunctionalverific ation.

VERIFICATIONPLAN

Theverificationplantellsthepropertyhastobeve rifiedanddrivesthecoveragecriteriatobesatisfie d.Agoodplancontainsmeasurablemetrics and successful test-case to achievethe coverage and functionalitycheck. Theplan of verification tells what to be verified,howtoverifyit.InthisAMBAAXIverificati on the properties to be verified arei)System connectivity during read and writecycle, base and primitive sequences. Thus ii)Transaction routing and iii)finallytheDataintegrity.Inthesystemconnecti vitycheckingtest,thesystemintegrationismonit oredbythecorrespondingacknowledgement signals. Then during

therouting stage the busd at a occupancy structur eisverified by the busutilization and

efficiency. Finally the data integrity is notedfor every transactions and the functionalitycheckpassiscarriedoutforeachofth estage.

In this AXI protocol, the verifications planfocuses the coverage of the following scenari osas

Readphase

WritePhase

Write&ReadPhasefromsameaddress
 Write&ReadPhasefromsameaddress

Write&ReadPhasefromdifferentaddr

ess

Overlappedtransactions

Forthecorrespondingscenariosthetest-

casesaregeneratedandthesimulationiscarried out for the functionality verification.Usingthefollowingbusperformanc emetricsValidCount,BusyCountandBusUtilizati onfactor, the performance of the busis assessed. I f the bus is not verified accurately in thecorresponding test-cases, then the testcasesaremodifiedaccordinglytoreachthespecifi cproperty checks. Also in the verification, thecodecoveragebasedverificationmodeanaly sis is carried out for the DUV; if the100% coverage is not achieved during theanalysisthetest-

caseisalteredtocoverallthecodeparts of the design.

RESULTS&DISCUSSIONS

Performance evaluations employing quality metrics for data metrics are presented in this part based on AMBA AXI simulation results in five separate test cases. The individual AXI Master/Slave modules are modeled using System Verilog and integrated into the modeled test environment for verification before the simulation analysis can begin. The DUV is integrated with the sequencer, interface, driver, and monitor to evaluate performance in a limited mode in the verification environment. Simulation is conducted out with the Xilinx ise after the top module integration with DUV. In this example,

test-case is created to cover five various scenarios, including: I reading, (ii) writing, (iii) reading and writing from the same address, (iv) reading and writing from a different address, and (v) overlapping transactions.

VERIFICATIONOFREADPHASE

In this phase the read data transactions of theAMBAAXIprotocolisverified with the Master/ Slave configuration mode. During the ready cycle transactions the signals ARVALID, ARREADY, RVA LID, RREADY, RLAST, RDATA and ARSIZE

aremonitoredandverified.Herethefunctionalit ycheckprimarilyinvolvestwo

modes of operation namely i) Read Addressandii)ReadResponsechannel.Fortheev erypositiveedgeofclock,thereadaddresschann elwillfetchtheaddressatthehighstatevaluesofA RVALIDandARREADY.Similarlyafteratimedelay, the

theresponsewillbe instantiated to high mode with the

highvaluesofthesignalonRVALIDandRREADY. The last transaction of the readoperation is indicated by the high values ofRLAST.ThevaluesofARSIZEandARLENaremea suredandindicatethenumberoftransactionsocc urredinreadmode.Forverifyingthereadphaseat est-

caseisgeneratedandsimulatedtotestthefunctio nalityofthereadoperation.Theworkingoftherea dmodeincludestwochannelsasexplainedabove withthemeasure of the quality metrics for the readaddress,readchanneldatawithchannelres ponse. The entire operation of the readphaseispictoriallyrepresentedasawavefor min thefig.4.





Figure4:ReadPhaseSimulationResponse

VERIFICATIONOFWRITEPHASE

🖅 📶 🔤 🖉				50	
🔄 🧾 7278 avi_23	ant_con	916%	100	21.0%	putol
E CVPasi_cpc/WAEH	40_Ms	DO.C N	195	20.0%	
-B bin LOW_(Ehr		3	1	10.0%	
-B bin MOC LON		3	1	:00.0%	
-B bis HIGH LEN		3	1	100.0%	
🕞 🗾 CVP ass_cgrs/M/SEZE	ani_cou	82.6%	200	58.6%	
-B1 bin LOW_LESI		1	1	20.0%	
-B bis MC 104		2	1	128.0%	
B bit HIGH_LEN		0	1	0.0%	
🕞 🗾 CVP ast_op:://RLEN	ani_cou	100.0%	100	101.0%	
-Bi bin LOW_LEN		2	1	100.0%	
-B bin MOC LEN		2	1	10.0%	
B be HISH LEU		2	1	111.0%	
CVP andRSIE	an(_COV	100.0%	100	100.0%	
-B' bin LOW_LED		1	1	20.0%	
Bin MIC_LEN		1	1	100.0%	
LE bin HIGH_LEN		2	1	101.6% 	

It's just like the Read Phase of the AMBA AXI protocol in that Master/Slave configurations must be verified for AWIDs, AWADDRS, AWLENS, and AWSIZEs. Write Address Channel, Write Channel Data, and Write Response Channel are three of the core operations of the Write Phase. In order to get valid write address а and an acknowledgement AWID on each positive clock cycle, the signals WVALID and WREADY



go into high logic state. In the same way, when the BVALID and BREADY transitions are high, the write response operation will occur. Control signals AWLEN and AWSIZE track the size of each transactions, with AWLEN starting at 0000 and incrementing with each new transaction. An illustration of Write Transactions is depicted in the figure 5. Figure 5: Write Phase Simulation Response Thecoveragereportis10writeandreadcompare transaction compare to previous wearemoresignalsarecoveringandalso83.3%wi llbecover thetransactions.

Fig 6:coverage report of 10 write readtransation

Thecoveragereportis16writeandreadtransacti on compare to previous we are moresignals are covering and also 91.3% will becoverthetransactions

auto(1)

Fig7:coveragereportof16transaction

More signals are being covered, and 75.0 percent of the transactions will be covered according to the coverage report, which compares transactions written and read.

Filane	(Class Type	Coverage	Goal	% of Goal	Saha	Induced	Here in
viz_lishine_re_col, 📴-🕀							
🛓 📕 TIPS et 🙀	0%_227V	15 674	100	73.0%			
🚽 📶 💔 nai_ugFMEN	mijuv	\$00.004	:00	100 016		Y	
his IOW_13		1	1	100 0%		1	
Bin HID LEN		1	1	100 0%		1	
Bin HICH_LET		1	1	WO CH		1	
🚊 📶 💔 asi_uga196325	di tre	83 P4	100	13.3%			
- in the ION JEN		1	1	100.0%			
- III bin MID LEN		0	1	0.0%		1	
All MOCH LIER		0	1	0.0%	-		
🗅 🗾 💔 ext_egen/Rifes	BILDN	100 004	:00	100.0%		1	
-B IN ON IN		1	1	100.0%			
		,	1	10/3/744	-	-/	
-B lisher jet		1	1	100.0%		-	
UVF RS_ COLLARSI CE	BH_DOV	10.115	382	Rea tylin		1	
- EI bin LOW LEY		1	1	1X0.0%		1	
-B his HID LEN		0	1	0.0%6		1	
-BI bin HIGH LEY		1	1	103.0%			

Fig 8: coverage report of 16 transaction repeat2time CONCLUSION

We introduced a resource allocation algorithm deadlock avoidance condition and an AXI protocol architecture allowing tagged transactions. The proposed RAG simulation results using the AXI protocol can show the extensions for out-of-order transactions (Resource Allocation Graph). The efficiency of the system is increased by utilizing the orbiter techniques and multicasting components.

FUTURESCOPE

Master-slave communication can be improved with the addition of the suggested system's modular componentry. Reduces the complexity of the hardware, making it more useful for system verification.

REFERENCES

[1] A Specification for Advanced Microcontroller Bus Architecture (1997) [Online].

[2] For further information, visit http://www.arm.com/

[3] [2] Open Core Protocol Specification. (2006) [Online].

[4] Available:

[5] http://www.ocpip.org/home

[6] This paper was published in the proceedings of the 2011 IEEE 29th International Conference on Computer Design, and it is titled "RoShaQ: High-

performance On-Chip Router with Shared Queues."

[7]Proc. IEEE 13th International Symposium on High-Performance Computing Architectures, February 2007, pages 285–294.
[4] Shao and Davis, 'A burst scheduling access reordering technique'

[9]

[10] "A priorityexpression-based burst scheduling of memory reordering access," in the Proceedings of the International Conference on Parallel and Distributed Systems (PPDDS), by J. Pang, T. Zhang, D. Wang, and C. Hou.

Conf.EmbeddedComput.Syst.,Archit.,Model.,S imul., Jul. 2008, pp. 203–209. [11]

X.XiaoandJ.J.Lee, "AtrueO(1) parallelde adlockdetectional gorithm for single-

unitresourcesystemsanditshardwareimpleme ntation,"IEEETrans.ParallelDistrib. Syst., vol. 21, no. 1, pp. 4–19, Jan.2010.

[12] A. Silberschatz, P. B. Galvin, and G.Gagen, Operating System Concepts, 7th ed.NewYork,USA: Wiley,1993.

[13] T. S. Cummins, "Method and apparatusfor detecting a bus deadlock in an electronicsystem,"U.S.Patent6292910,Sep.18, 2001.

[14]

TechnicalReferenceManualofPrimeCel

IAXIConfigurableInterconnect(PL300),ARM, Cambridge,U.K., 2010. [15]

K.Lahiri,A.Raghunathan,andG.Lakshmi narayana, "The LOTTERYBUS onchipcommunicationarchitecture,"IEEETrans.V eryLargeScaleIntegr.(VLSI)Syst.,vol. 14, no. 6, pp. 596–608, Jun. 2006.

[16] K. Sekar, K. Lahiri, A. Deyand Raghunathan, "dynamically customizable bus topologies for high-performance on-chip communication," IEEE Trans. Very Large Scale Integrity (VLSI) Syst., volume 16, issue 10 (October 2008), pages 1413-1426,.

[17] F.-M. Xiao, D.-S. Li. G.-M. Du, Y.-K.Song, D.-L. Zhang, and M.-L. Gao, "DesignofAXIbusbasedMPSoConFPGA,"inProc. 3rdInt.Conf.AntiCounterfeit.,Security,

Identificat. Commun., Aug. 2009,pp.560–564. [18] H.-W.Wang,C.-S.Lai,C.-F.Wu,S.-

A.Hwang,andY.-H.Lin, "OnchipInterconnection Design and SoC Integrationwith OCP," in Proc. IEEE Int. Symp. VLSIDesign,Autom., Test, Apr. 2008, pp.25–28.

[19] N. Y.-C. Chang, Y.-Z. Liao, and T.-S.Chang, "Analysis of shared-link AXI," IETComput. Digit. Tech., vol. 3, no. 4, pp. 373– 383, Jul. 2009.

[20]

O.Ogawa,S.BayondeNoyer,P.Chauvet, K.Shinohara,Y.Watanabe,H.Niizuma,T.Sasaki,a ndY.Takai, "Apracticalapproachforbusarchitect ureoptimization at transaction level," in Proc.Design, Autom., Test Europe Conf. Exhibit.,2003,pp. 176–181.

[21]

e]. SynopsysDesignCompiler.(2010)[Onlin

http://www.synopsys.com/Tools/Implementa tion/RTLSynthesis/Pages/default.aspx.